Home
Documentation
Talks
Online SW
Integration
Old GMT page
GMT TWiki
Private Pages

Related Systems:
DTTF
CSCTF
RPC Trig
GT
PSB
TIM
TTC
Tr. Supervisor

Tests PSB-GMT


Pattern Test


Setup

TTCci was setup to deliver clock (via TTCex) to the TIM module in the GT crate. B-channel was setup to broadcast BC0 signal.

For this test a special test firmware has to be loaded into the MIAU chips of the GMT.

A special test function GmtPsbBiterrorTest in the standalone gmt.exe program generates test patterns (walking 1's or 0's) which are loaded into sim memories of the PSB and at a BCreset transmitted to the custom backplane of the GT crate. Spy memories at the MIAU chips (available only with the test firmware) are read synchroneously with the BCreset.


Results

A few bit errors were identified on the GMT backplane inputs. The slot 21 was not tested due to mechanical problems with the available PSB module.


Muon Test


Setup

Muons were prepared in a similar way as for the selftest using ORCA. In this case however, due to the fact that only one PSB module was available, ORCA was modified to take into account empty PSB slots.

TIM module was transmitting internally generated clock and BCreset signal. (This test can be performed as well with the TTC clock.)

Using a dedicated test function GmtPsbOrcaMuonSelfTest in the gmt.exe program, the ORCA-generated muon data stripped off the calorimeter part were loaded into the sim memories of the InputFPGA's. The caorimeter bits were loaded into the sim memory of the PSB. At a BCreset the transmission of the the data is started in both PSB and GMT and read from the spy memory at the SRT chip. The generated and read outputs are compared.


Results

It was found that in order to combine calorimeter and muon data properly the BCreset arriving at the PSB had to be delayed by 1 half-clock.

This test tests at the same time PSB-GMT connection and the internal GMT functionality. To locate bit errors, the pattern test is more suitable.

Shortcuts:

Interface
Regional Trs.
Global Tr.
Calo. Tr.

Hardware
Schematics

Firmware
VHDL Build
VHDL Ref

Online SW
Overview
Reference
JTAG Lib
HAL

Configuration
Regs&LUTs

DAQ
RO Record

Performance
MC simulation

Last updated by Ivan Mikulec on 29 Jan 2007