# Global Muon Trigger and Global Trigger Software Review


## **Vienna Group:**

H. Bergauer, Ph. Glaser, V. Ghete, M. Jeitler, K. Kastner, B. Neuherz, T. Nöbauer, I. Magrans de Abril, M. Magrans de Abril, I. Mikulec, M. Padrta, H. Rohringer, Th. Schreiner, J. Strauss, A. Taurok, C.-E. Wulz


Presented by: Ivan Mikulec HEPHY Vienna

Trigger SW Review 10 April 2006

# Introduction



GMT/GT system is implemented in a single 9U VME crate (9 different VME modules)



# Firmware

## **GMT** firmware

- fully implemented
- contains test features allowing loading and reading patterns at the inputs and outputs and real time bit error counting
- optional test firmware has been developed to add debugging power for calorimeter inputs


## **GT** firmware


- full trigger functionality implemented
- a standalone program exists to translate XML files containing conditions and algorithms into VHDL code which can be precompiled and stored in the database
- some test and monitoring features still being developed
- modifications needed to prepare for the absence of GCT at the beginning of data taking


# HW control


- Command line programs exist which allow full control of each board standalone. They contain also modules to perform individual tests which are being improved and added along with integration activities in b. 904.
- Graphical user interfaces are available for some of the modules. They are based on the same class libraries.
- These programs are successfully being used in the interconnection tests in b. 904. Most input connections were tested (DTTF-GMT, CSCTF-GMT, RPC-GMT, G(R)CT-GT,RPC-GT) using pattern transmission and reading and partially also ORCAgenerated muons. No particular problems observed.


# GMT online SW scheme














# Integration with Trigger Supervisor

## **DATABASES:**

- connection using DStore tested
- schemes for GMT, TCS, PSB, TIM
- could start with population

## **OPERATIONS:**

- standard operations implemented and tested
- one interconnection test PSB/GMT implemented
- one interconnection test GMT/GTL in progress

# Layout of the GMT config. db

#### GMT\_FIRMWARE

FW\_KEY\_VARCHAR2(32) NOT NULL (PK)
VERSION\_NUMBER(32) NULL
URL\_VME\_VARCHAR2(512) NULL
URL\_JAL\_VARCHAR2(512) NULL
URL\_BYTEBLASTER\_VARCHAR2(512) NULL
DESCRIPTION\_VARCHAR2(512) NULL

#### GMT\_INX\_REGISTERS

IF\_REG\_KEY\_VARCHAR2(32) NOT NULL (PK)
IF\_SYNCCONFIGREG\_ADDR0 NUMBER(5) NULL
IF\_SYNCCONFIGREG\_ADDR1 NUMBER(5) NULL
IF\_SYNCCONFIGREG\_ADDR2 NUMBER(5) NULL
IF\_SYNCCONFIGREG\_ADDR3 NUMBER(5) NULL
IF\_READOUTSYNCREG\_ADDR NUMBER(5) NULL
IF\_LATDELAYREG\_ADDR NUMBER(5) NULL
IF\_SIMUSPYCONFIG\_ADDR NUMBER(5) NULL
IF\_SYDEPTH\_ADDR NUMBER(5) NULL
IF\_SYPARMPULSE\_WADDR NUMBER(5) NULL
IF\_SYPARMPULSE\_WADDR NUMBER(5) NULL
IF\_SCONTROLE\_WADDR NUMBER(5) NULL
IF\_SCONTROLE\_WADDR NUMBER(5) NULL
DESCRIPTION VARCHAR2(512) NULL

#### GMT\_LFX\_REGISTERS

LF\_REG\_KEY VARCHAR2(32) NOT NULL (PK)
LF\_CDLCONFIG\_ADDR0 NUMBER(5) NULL
LF\_CDLCONFIG\_ADDR1 NUMBER(5) NULL
LF\_CDRTRANKOFFSET\_ADDR NUMBER(5) NULL
LF\_MMCONFIG\_SRK\_ADDR NUMBER(5) NULL
LF\_MMCONFIG\_PHI\_ADDR NUMBER(5) NULL
LF\_MMCONFIG\_ETA\_ADDR NUMBER(5) NULL
LF\_MMCONFIG\_PT\_ADDR NUMBER(5) NULL
LF\_MMCONFIG\_PT\_ADDR NUMBER(5) NULL
LF\_MMCONFIG\_CHARGE\_ADDR NUMBER(5) NULL
LF\_MMCONFIG\_MIP\_ADDR NUMBER(5) NULL
LF\_MMCONFIG\_SONELL
LF\_MMCONFIG\_SONELL
LF\_MCONFIG\_SONELL
LF\_MCONFI

#### GMT\_SRT\_REGISTERS

SF\_REG\_KEY VARCHAR2(32) NOT NULL (PK)
SF\_READOUTSYNCREG\_ADDR NUMBER(5) NULL
SF\_LATDELAYREG\_ADDR NUMBER(5) NULL
SF\_SIMUSPYCONFIG\_ADDR NUMBER(5) NULL
SF\_SPYDEPTH\_ADDR NUMBER(5) NULL
SF\_SPYARMPULSE\_WADDR NUMBER(5) NULL
DESCRIPTION VARCHAR2(512) NULL

#### GMT\_CONFIG

GMT\_KEY\_VARCHAR2(32) NOT NULL (PK) INB\_FW\_KEY VARCHAR2(32) NOT NULL (FK) NB\_REG\_KEY\_VARCHAR2(32) NOT NULL (FK) INC\_FW\_KEY\_VARCHAR2(32) NOT NULL (FK) INC\_REG\_KEY VARCHAR2(32) NOT NULL (FK) IND\_FW\_KEY\_VARCHAR2(32) NOT NULL (FK) ND\_REG\_KEY\_VARCHAR2(32) NOT NULL (FK) INF\_FW\_KEY\_VARCHAR2(32) NOT NULL (FK) INF\_REG\_KEY VARCHAR2(32) NOT NULL (FK) AUF\_FW\_KEY VARCHAR2(32) NOT NULL (FK) AUF\_REG\_KEY\_VARCHAR2(32) NOT NULL (FK) AUF\_LUTS\_KEY VARCHAR2(32) NOT NULL (FK) AUB\_FW\_KEY\_VARCHAR2(32) NOT NULL (FK) AUB\_REG\_KEY\_VARCHAR2(32) NOT NULL (FK) AUB\_LUTS\_KEY\_VARCHAR2(32) NOT NULL (FK) LFF\_FW\_KEY\_VARCHAR2(32) NOT NULL (FK) LFF\_REG\_KEY\_VARCHAR2(32) NOT NULL (FK) LFF\_LUTS\_KEY VARCHAR2(32) NOT NULL (FK) LFB\_FW\_KEY VARCHAR2(32) NOT NULL (FK) LFB\_REG\_KEY\_VARCHAR2(32) NOT NULL (FK) LFB\_LUTS\_KEY VARCHAR2(32) NOT NULL (FK) SRT\_FW\_KEY\_VARCHAR2(32) NOT NULL (FK) SRT\_REG\_KEY\_VARCHAR2(32) NOT NULL (FK) ROP\_FW\_KEY\_VARCHAR2(32) NOT NULL (FK) ROP\_REG\_KEY VARCHAR2(32) NOT NULL (FK) DESCRIPTION VARCHAR2(512) NULL

#### GMT\_ROP\_REGISTERS

ROP\_REG\_KEY\_VARCHAR2(32) NOT NULL (PK) ROP\_RESET\_ADDR\_NUMBER(5) NULL ROP\_RESET\_DCM\_ADDR\_NUMBER(5) NULL ROP\_COMMAND\_ADDR\_NUMBER(5) NULL ROP\_ITAG\_ENABLE\_ADDR\_NUMBER(5) NULL ROP\_PROG\_ENABLE\_ADDR\_NUMBER(5) NULL ROP\_NPROG\_ADDR\_NUMBER(5) NULL ROP\_INIT\_CMD\_ADDR\_NUMBER(5) NULL ROP\_DIN\_INF\_ADDR\_NUMBER(5) NULL ROP\_DIN\_INC\_ADDR\_NUMBER(5) NULL ROP\_DIN\_IND\_ADDR\_NUMBER(5) NULL ROP\_DIN\_INB\_ADDR\_NUMBER(5) NULL ROP\_DIN\_AUF\_ADDR\_NUMBER(5) NULL ROP\_DIN\_LFF\_ADDR\_NUMBER(5) NULL ROP\_DIN\_LFB\_ADDR\_NUMBER(5) NULL ROP\_DIN\_AUB\_ADDR\_NUMBER(5) NULL ROP\_DIN\_SRT\_ADDR\_NUMBER(5) NULL ROP\_DUMMY\_CMD\_ADDR\_NUMBER(5) NULL ROP\_LATDELAYREG\_ADDR\_NUMBER(5) NULL ROP\_VMEWRITEALLMASK\_ADDR\_NUMBER(5) NU DESCRIPTION VARCHAR2(512) NULL

#### GMT\_AUX\_REGISTERS

MIAU\_REG\_KEY VARCHAR2(32) NOT NULL (PK)
MIAU\_READOUTSYNCREG\_ADDR NUMBER(5) NULL
MIAU\_SIMUSPYCONFIG\_ADDR NUMBER(5) NULL
MIAU\_SPYDEPTH\_ADDR NUMBER(5) NULL
MIAU\_SPYARMPUISE\_WADDR NUMBER(5) NULL
DESCRIPTION VARCHAR2(512) NULL


#### GMT\_LFX\_LUTS

LF\_LUTS\_KEY\_VARCHAR2(32) NOT NULL (PK) LF\_MATCHQUALLUT\_BASEO VARCHAR2(512) NULL LF\_MATCHQUALLUT\_BASE1 VARCHAR2(512) NULL LF\_MATCHQUALLUT\_BASE2 VARCHAR2(512) NULL LF\_COUDELTAETALUT\_BASEO VARCHAR2(512) NULL LF\_COUDELTAETALUT\_BASE1 VARCHAR2(512) NULL LF OVLETACONVLUT BASED VARCHAR2(512) NULL LF\_OVLETACONVLUT\_BASE1 VARCHAR2(512) NULL LF\_OVLETACONVLUT\_BASE2\_VARCHAR2(512) NULL LF\_ETACONVLUT\_BASE0 VARCHAR2(512) NULL LF\_ETACONVLUT\_BASE1 VARCHAR2(512) NULL LF\_MERGERANKPTQLUT\_BASE0 VARCHAR2(512) NULL LF\_MERGERANKPTOLUT\_BASE1 VARCHAR2(512) NULL LF\_PHIPROETACONVLUT\_BASE0 VARCHAR2(512) NULL LF\_PHIPROETACONVLUT\_BASE1 VARCHAR2(512) NULL LF\_BLOCKRAM\_BASE VARCHAR2(512) NULL LF\_SORTRANKETAQLUT\_BASE0 VARCHAR2(512) NULL LF\_SORTRANKETAQLUT\_BASE1 VARCHAR2(512) NULL LF\_SORTRANKPTQLUT\_BASE0 VARCHAR2(512) NULL LF\_SORTRANKPTQLUT\_BASE1 VARCHAR2(512) NULL LF\_SORTRANKETAPHILUT\_BASEO\_VARCHAR2(512) NULL LF\_SORTRANKETAPHILUT\_BASE1 VARCHAR2(512) NULL LF\_SORTRANKCOMBINELUT\_BASE0 VARCHAR2(512) NULL LF\_SORTRANKCOMBINELUT\_BASE1 VARCHAR2(512) NULL LF\_DELTAETALUT\_BASEO\_VARCHAR2(512) NULL LF\_PTMIXLUT\_BASEO VARCHAR2(512) NULL LF MERGERANKETAGLUT BASEO VARCHAR2(512) NULL LF\_MERGERANKETAQLUT\_BASE1 VARCHAR2(512) NULL LF\_MERGERANKETAPHILUT\_BASEO\_VARCHAR2(512) NULL LF\_MERGERANKETAPHILUT\_BASE1 VARCHAR2(512) NULL LF\_MERGERANKCOMBINELUT\_BASE0 VARCHAR2(512) NULL LF\_MERGERANKCOMBINELUT\_BASE1 VARCHAR2(512) NULL LF DISABLEHOTLUT BASED VARCHAR2(512) NULL LF\_PHIPROLUT\_BASE0 VARCHAR2(512) NULL

LF\_PHIPROLUT\_BASE1 VARCHAR2(512) NULL
DESCRIPTION VARCHAR2(512) NULL

#### GMT\_AUX\_LUTS

► MIAU\_LUTS\_KEY\_VARCHAR2(32) NOT NULL (PK)
MIAU\_ETACONVLUT\_BASE1 VARCHAR2(512) NUL
MIAU\_ETACONVLUT\_BASE1 VARCHAR2(512) NUL
MIAU\_ETACONVLUT\_BASE2 VARCHAR2(512) NUL
MIAU\_ETACONVLUT\_BASE3 VARCHAR2(512) NUL
MIAU\_PHIPRO1LUT\_BASE3 VARCHAR2(512) NULL
MIAU\_PHIPRO1LUT\_BASE3 VARCHAR2(512) NULL
MIAU\_PHIPRO1LUT\_BASE3 VARCHAR2(512) NULL
MIAU\_PHIPRO2LUT\_BASE3 VARCHAR2(512) NULL
MIAU\_ETAPROLUT\_BASE3 VARCHAR2(512) NULL
DESCRIPTION VARCHAR2(512) NULL
DESCRIPTION VARCHAR2(512) NULL



# Integration with Trigger Supervisor

### **COMMANDS:**

- commands implemented for TCS, PSB, TIM, FDL, GMT
- TCS commands offer 80% of the functionality of the standalone GUIs
- 50 % of the TCS commands tested successfully
- possible to control individual DAQ-PTC
- TIM commands allow setup of TIM for interconnection tests
- FDL commands allow readout of rate counters and setup of prescalers
- PSB commands allow simple tests

- **USER INTERFACE:** GT and GMT are using the generic Trigger Supervisor GUI
  - A framework for implementing standalone GUIs in the Trigger Supervisor under development

at least 2 students continuously working on this

# GMT simulation/emulation

## Production version in ORCA

- used e.g. for calculation of L1 muon trigger performance in PTDR.
- fully compatible with hardware
- used to produce GMT LUTs,
- results from ORCA were tested to be identical to hardware results (apart from few bit errors) - actually used to test hardware
- New private standalone version available in ORCA framework
  - Used to emulate GMT logic with different configurations using same input data/patterns as used for hardware tests.

This standalone version will be used as a starting point for the migration to CMSSW.

# GT simulation/emulation

## PRODUCTION VERSION in ORCA

- only simple conditions (thresholds) and algorithms (trigger Menu)
- trigger steering data input in ASCII files provided by setup program
- trigger files are in ORCA /Data/L1GlobalTrigger/ for high/low Luminosity
- NOT COMPATIBLE with steering of Global Trigger Hardware
- software results from ORCA checked vs HARDWARE Simulation
- not with full capability of designed GLOBAL TRIGGER HARDWARE
- not full HARDWARE 'BIT' compatibility

## **BASIC Components**

Trigger Config Trigger menu SETUP

PSB PipeLineSynchronizing Buffer

(Trigger Data from Calo's)

GTL Global Trigger Logic

**Trigger Data from MUONS** 

Trigger Logic / Menu/ Algorithms Calculation

FDL Final Decision Logic

# GT simulation/emulation

## NEW GROUP-INTERNAL ORCA COMPATIBLE SOFTWARE

- with full functionality of Global Trigger HARDWARE for complicated ALGORITHMS
  - 2 muon Thresholds(isolated/non isolated / mip/iso bit check
- advanced HARDWARE 'BIT' compatibility
- triggering/steering data in XML FORMAT, usable also for HARDWARE steering
- Graphical User Interface for XML setup
- values in XML file hexadecimal
- setup for 6U version/ 9U to be done ..

This version will be used as a basis for the migration to CMSSW (Vasile Ghete)

The interface to the CMSSW EDM can be developed in a GT-GMT common effort.

# Conclusions

- GT/GMT firmware is fully operational. Only small changes needed for test/monitoring purposes.
- Class libraries for HW control exist with standalone, either command line or graphical, interfaces. Test modules are added along with HW integration tests.
- Interconnection tests in b. 904 up to now did not reveal any particular problem.
- Integration with Trigger Supervisor is continuing.
   Participating in preparation of the TS demonstrator at Cosmic Challenge. Tight on manpower (not a financial problem). Additional students will be hired.
- Simulation/emulation of GMT and GT is implemented in ORCA. Migration to CMSSW is starting. Should be ready until August.